Слайд 1F-14 “Tom Cat” CADC
Dual Redundant
2 - computers
2 -
power supplies
4 - quartz sensors
2 - sets A/D
and D/A
Слайд 2Computer (CADC)
Design Constraints
Size: 40 sq inches for microprocessor
Power: 10 watts
Cost:
$3,000-$5,000
Temperature: -55 to +125 deg C
Provide data for control &
firing of 6 Phoenix / Sidewinder missiles at the same time
Others: Acceleration, mechanical shock, reliability, project schedule
Слайд 3F-14 In-Flight
Three minute YouTube Video
http://www.youtube.com/watch?v=yhyprrof0JM
Observe
the various positions of the wings. They are 100% computer
controlled.
Observe the dynamic flow of air across the plane. The computer is constantly correcting for stability.
When there is a cloud formation around the plane it is breaking the sound barrier (the Danger Zone)
Слайд 4What Is A C.A.D.C.?
A Flight Computer to:
compute and display
altitude
air speed
vertical speed
mach number
temperature
Слайд 5A Flight Computer to:
compute and control
wing speed, position, and
rate
maneuver flap position
glove vane position
angle of attack
correction
Слайд 6A Flight Computer to:
provide other critical flight information
real-time data
to other systems
(weapons and communications)
in-flight self-diagnostics
redundant switchover
to dual system
Слайд 7State-of-the-Art
in 1968?
The Technology
TTL Bipolar - high power
MOS logic modules
- too many packages
LSI - new, not proven
Слайд 9Microprocessor
Self Test Functions
In-Flight Diagnostics
100% of all connections/data paths
100%
of all ROM bits
100% non-arithmetic circuits
98% all arithmetic
unit single failures
dual redundant system
pilot notification
Слайд 10Required
Arithmetic Calculations
6th Order Polynomials
F(x) = a6x6+a5x5 +a4x4 +a3x3
+a2x2 +a1x1+a0
x = input from sensors or
stored values
We implemented using Horner’s Rule
F(x) = (- - - ((a0 x + a1) x + a2) x + - - -
Слайд 11Microprocessor
Data Structure
Number System
fractional fixed point computation
two’s complement arithmetic
20 bit data
length
(based on flight requirements)
Слайд 12Microprocessor
Technology
high level of integration - P Channel MOS
minimum package
and lead count
lowest possible power
mil spec temp range -55C
to +125C
Слайд 13Microprocessor
Design Decisions
serial instruction and data transfer
distributive instruction command
‘pipeline’ instruction and
arithmetic
ROM master/slave instructions
ROM built-in counter and conditional jump
Слайд 14Microprocessor
F-14 System Diagram
Слайд 15Microprocessor
System Timing
375Khz Clock, 2.66 us bit time
One word = 20
bit times or 53.3 us
Operation time - two words
512
Op times - computational Cycle
18.3 Cycles per second
9370 Op times per second for each
computational unit
Слайд 16Microprocessor
Functional Units
Parallel Multiplier Unit (PMU)
Parallel Divider Unit (PDU)
Special Logic Function
(CPU)
Data Steering Unit (SLU)
Random Access Memory (RAM)
Read-Only Memory Unit (ROM)
Слайд 17Computational Requirements
Req/Sec Max/CU
Multiply (20-bit) 5490 9370
Divide (20-bit) 1922 9370
Add/Sub (20-bit) 293 9370
Limits Comparisons 1373 9370
Square Roots 73 *
Logical And/Or 26 *
IF Transfers 72 9370
Discrete inputs/output 842 9370
A/D and D/A I/O 695 9370
Слайд 18Microprocessor Chip Set PMU Functions
20-bit parallel multiplier
three internal storage registers
‘pipelined’
overlap I/O and operation
Booth’s multiply algorithm
53.3 μs multiply / 53.3
μs transfer
continuous operation
Слайд 20Microprocessor Chip Set PDU Functions
20-bit parallel divider
three internal storage registers
‘pipelined’
overlap I/O and operation
Non-restoring division algorithm
53.3 μs divide / 53.3
μs transfer
continuous operation
Слайд 22Microprocessor Chip Set CPU Functions
logical and arithmetic operations
Gray code conversions
three
internal storage registers
‘pipelined’ overlap I/O and operation
53.3 μs multiply /
53.3 μs transfer
4-bit instruction word
Слайд 24Microprocessor Chip Set SLU Functions
three channel digital data multiplexer
16 inputs
- 3 channels out
four inputs combined for arithmetic operations
53.3 μs
operation / 53.3 μs command
15-bit instruction word
Слайд 26Microprocessor Chip Set RAM Functions
sixteen 20-bit static registers
random access read-write
storage
53.3 μs I/O time
5-bit instruction word
Слайд 28Microprocessor Chip Set ROM Functions
2560-bit random access/sequential access fixed memory
- 128 words x 20-bits
can parallel eight ROM’s for 1024
words
program counter - cleared / +- increment / hold / external
data out / parity out
20-bit instruction word
Слайд 30Microprocessor Technology Spec’s
CHIP DEVICES SIZE
PKG
# USED TOTAL
PMU 1063 150 x 153 24 pin 1 1063
PDU 1241 141 x 151 24 pin 1 1241
CPU 743 120 x 130 24 pin 1 743
SLU 771 128 x 133 24 pin 3 2313
RAM 2330 115 x 130 14 pin 3 6990
ROM 3268 143 x 150 14 pin 19 62092
TOTAL 28 74442
Слайд 32Microprocessor
Instruction Set
PMU - continuous - co-processor
PDU - continuous - co-processor
CPU
- 16 instructions
SLU - 48 instructions
RAM - 32 instructions
Executive ROM
- 37 instructions
TOTAL = 133 instructions
Слайд 33Microprocessor
Equations - Angle of Attack
Слайд 34Microprocessor
Numeric Scaling - Angle of Attack
Слайд 35Microprocessor
Equation Flow - Angle of Attack
Слайд 36Microprocessor
Program Flow - Angle of Attack
Слайд 37Microprocessor
Typical Binary Coding Sheet
Слайд 38Microprocessor
Initial Programming Aids
No assembler
No compiler
No simulator
No debugger
No hardware prototype
Слайд 39Microprocessor
Testing/Computer Aids
Failure analysis simulation
(circuit logic level simulation)
Programming simulation
(chip level
with timing)
Card deck for ROM masking
Program flow chart
Flight test software
changes
Hardware prototype for real testing
Слайд 40Simulator/Debugger Output Values Report
Слайд 42Program Flowchart Report from Plotter
Слайд 45Simulated Pilot Display from CADC
Слайд 46General Design Accomplishments
1st microprocessor chip set
1st aerospace microprocessor
1st fly-by-wire flight
computer
1st military microprocessor
1st production microprocessor
1st fully integrated chip set microprocessor
1st
20-bit microprocessor
Слайд 47Specific Design Accomplishments
1st microprocessor with built-in programmed
self-test and redundancy
1st microprocessor in a digital signal (DSP)
application
1st with execution pipeline
1st with parallel processing
1st integrated math co-processors
1st Read-Only Memory (ROM) with a built-in
counter